Design and Performance Analysis of Wallace Tree Multiplier Using Different Compressors
نویسندگان
چکیده
This paper presents enhancement in the speed performance of Conventional Wallace tree multiplier by reducing the partial products. Wallace tree multiplier is fabricated using 90nm CMOS technology. In this particular work, we have used 3:2 compressor, 4:2 compressor, 5:2 compressor and carry propagate adder (CPA) to reduce the partial products of conventional Wallace tree multiplier and in compressors we have used 3T EX-OR gates and multiplexers, which eventually results in low cost, low power, high speed multipliers. In this work, we optimised delay, power and area by 90.93%, 75.08%, 84.26% respectively, as compared to conventional one.
منابع مشابه
Reducing Hardware Complexity of Wallace Multiplier Using High Order Compressors Based on CNTFET
Multiplier is one of the important components in many systems such as digital filters, digital processors and data encryption. Improving the speed and area of multipliers have impact on the performance of larger arithmetic circuits that are part of them. Wallace algorithm is one of the most famous architectures that uses a tree of half adders and full adders to increase the speed and red...
متن کاملDelay-power Performance Comparison of Array Multiplier in Vlsi Design
Multiplication represents a fundamental building block in all DSP tasks. Due to the large latency inherent in multiplication, methods have been devised to minimize the delay. Two methods are common in current implementations: regular Arrays and Wallace trees. For higher order multiplications, a huge number of adders are to be used to perform the partial product addition. Reduction of adders by ...
متن کاملDesign and Simulation of a 2GHz, 64×64 bit Arithmetic Logic Unit in 130nm CMOS Technology
The purpose of this paper is to design a 64×64 bit low power, low delay and high speed Arithmetic Logic Unit (ALU). Arithmetic Logic Unit performs arithmetic operation like addition, multiplication. Adders play important role in ALU. For designing adder, the combination of carry lookahead adder and carry select adder, also add-one circuit have been used to achieve high speed and low area. In mu...
متن کاملA fast wallace-based parallel multiplier in quantum-dot cellular automata
Physical limitations of Complementary Metal-Oxide-Semiconductors (CMOS) technology at nanoscale and high cost of lithography have provided the platform for creating Quantum-dot Cellular Automata (QCA)-based hardware. The QCA is a new technology that promises smaller, cheaper and faster electronic circuits, and has been regarded as an effective solution for scalability problems in CMOS technolog...
متن کاملA fast wallace-based parallel multiplier in quantum-dot cellular automata
Physical limitations of Complementary Metal-Oxide-Semiconductors (CMOS) technology at nanoscale and high cost of lithography have provided the platform for creating Quantum-dot Cellular Automata (QCA)-based hardware. The QCA is a new technology that promises smaller, cheaper and faster electronic circuits, and has been regarded as an effective solution for scalability problems in CMOS technolog...
متن کامل